Model Checking Reconfigurable Processor Configurations for Safety Properties

Sep 1, 2003ยท
John Cochran
,
Deepak Kapur
,
Darko Stefanovic
ยท 0 min read
Abstract
Reconfigurable processors pose unique problems for program safety because of their use of computational approaches that are difficult to integrate into traditional program analyses. The combination of proof-carrying code for verification of standard processor machine code and model-checking for array configurations is explored. This combination extends proof-carrying code to provide a context for model checking, but uses standard model checking technology. This approach is shown to be useful in verifying safety properties including the synchronization of memory access by the reconfigurable array and memory access bounds checking.
Type
Publication
13th International Conference on Field Programmable Logic and Applications